Integrating Path and Timing Analysis Using Instruction-Level Simulation Techniques

Explore this paper's citation graph

Summary

A new method that integrates path and timing analysis to address limitations of previously published methods for estimation of the worst-case execution time on contemporary processors with complex pipelines and multi-level memory hierarchies is presented.

Published
1998-06-01
Cited by
82
References
15

References

Cited by

Related papers

No related papers recorded.