Breaking Down Complexity for Reliable System-Level Timing Validation

Explore this paper's citation graph

Summary

A validation methodology is proposed which augments existing cosimulation-based design approaches with formal timing analysis capabilities and it is shown how the analyzability of system timing can be systematically improved by slightly changing the system implementation.

Type
article
Published
2002-01-01
Cited by
10
References
20

Keywords

Emulation, Computer science, Static timing analysis, Task (project management), Software

References

Cited by

Related papers