Computer arithmetic - algorithms and hardware designs
Explore this paper's citation graph
Summary
An indispensable resource for instruction, professional development, and research, Computer Arithmetic: Algorithms and Hardware Designs, Second Edition combines broad coverage of the underlying theories of computer arithmetic with numerous examples of practical designs, worked-out examples, and a large collection of meaningful problems.
- Type
- book
- Published
- 1999-09-09
- Cited by
- 1,792
- References
- 0
- OpenAlex
- https://openalex.org/W1584008964
- Semantic Scholar
- https://api.semanticscholar.org/CorpusID:262803195
Keywords
Arithmetic, Arbitrary-precision arithmetic, Saturation arithmetic, Computer science, Modular arithmetic
References
No references recorded for this paper.
Cited by
- Estudo e implementação de somador com detecção de fim de cálculo para circuitos assíncronos
- Efficient Reverse Converters for 4-Moduli Sets 2^2n-1-12n-1-1, 2^nn, 2^n+1n+1, 2^n-1n-1 and 2^2n-12n-1, 2^2n-1-12n-1-1, 2^n+1n+1, 2^n-1n-1 Based on CRTs Algorithm
- Algorithms and architectures for decimal transcendental function computation
- Positional codes of complex numbers and vectors
- Design of a NULL Convention Self-Timed Divider
- Design of Bypassing Multipier with Different Adders
- A Low-Power Pipelined Implementation of 2D Discrete Wavelet Transform
- Design and realization of a high speed 64 x 64 - bit multiplier for low power applications
- Efficient MIMO Detection Methods
- Propozycja metody mnożenia liczb ze znakiem
- ASIC FFT processor for MB-OFDM UWB system
- Computational Modeling and Simulation of Intellect: Current State and Future Perspectives
- Opérateurs et engins de calcul en virgule flottante et leur application à la simulation en temps réel sur FPGA
- Design Space Exploration Of Field Programmable Counter Arrays And Their Integration With FPGAs
- Session : Specic Modeling A Multiplier Module Generator Based on Arithmetic Description Language
- On-line Error Detection in a Carry-free Adder
- Analytical cost estimation for embedded systems
- Self-checking Carry-selectAdder with Sum-bit Duplication
- Computing with spikes, architecture, properties and implementation of emerging paradigms
- RNS support for RSA cryptography
Related papers
- Digital Arithmetic
- Signed-Digit Numbe Representations for Fast Parallel Arithmetic
- A SIGNED BINARY MULTIPLICATION TECHNIQUE
- A Suggestion for a Fast Multiplier
- A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations
- Computer arithmetic algorithms
- Residue Number Systems: Theory and Implementation
- A Two's Complement Parallel Array Multiplication Algorithm
- Computer Architecture: A Quantitative Approach
- A Regular Layout for Parallel Adders