The Partition into Hypercontexts Problem for Hyperreconfigurable Architectures
Explore this paper's citation graph
Summary
It is shown that the general problem is NP-hard but fast polynomial time algorithms are given to solve this problem on different types of hyperreconfigurable architectures, including newly introduced architectures that use a cache to store hypercontexts.
- Published
- 2004-08-30
- Cited by
- 6
- References
- 18
- Access
- Open access
- Semantic Scholar
- https://api.semanticscholar.org/CorpusID:18427440
References
- Unifying FPGAs and SIMD Arrays
- Compile-time Optimization of Dynamic Hardware Reconfigurations
- Hyperreconfigurable architectures for fast run time reconfiguration
- Multi task hyperreconfigurable architectures: models and reconfiguration problems
- Incremental reconfiguration of multi-FPGA systems
- Configuration compression for FPGA-based embedded systems
- Reconfigurable computing: Architectures, mod- els and algorithms
- Models and reconfiguration problems for multi task hyperreconfigurable architectures
- Reconfigurable computing: a survey of systems and software
- WASMII: a data driven computer on a virtual hardware
- Configuration compression for the Xilinx XC6200 FPGA
- System design for flexibility
- On metrics for comparing routability estimation methods for FPGAs
- Context Switching in a Run-Time Reconfigurable System
- (Self-)reconfigurable finite state machines: theory and implementation
- Dynamic runtime re-scheduling allowing multiple implementations of a task for platform-based designs
- A Self-Reconfigurable Gate Array Architecture
- Efficient Self-Reconfigurable Implementations Using On-chip Memory
Cited by
- Cache Architectures for Reconfigurable Hardware
- Analyse und Entwurf von Methoden zur Ressourcenverwaltung partiell rekonfigurierbarer Architekturen
- Models and reconfiguration problems for multi task hyperreconfigurable architectures
- Heuristics for context-caches in 2-level reconfigurable architectures
- Optimization of reconfiguration overhead by algorithmic transformations and hardware matching
- Models and Algorithms for Hyperreconfigurable Hardware
Related papers
No related papers recorded.