Generating processors from specifications of instruction sets

Ralf Dreesen · Amtliche Mitteilungen (Universitätsbibliothek Paderborn) · 2011

Explore this paper's citation graph

Type: article
Published: 2011-01-01
Cited by: 2
References: 0
Access: Open access
OpenAlex: https://openalex.org/W2523144685
Semantic Scholar: https://api.semanticscholar.org/CorpusID:43758487

Keywords

Computer science, Programming language, Arithmetic, Mathematics

References

No references recorded for this paper.

Cited by

Generating interlocked instruction pipelines from specifications of instruction setsRalf Dreesen — 2012
ViDL: A Versatile ISA Description LanguageRalf Dreesen — 2012

Related papers

Are anamorphisms reasonable abstractionsBernhard Möller — 1998
Analysable instruction memories for hard real-time systemsStefan Metzlaff — 2012
Algebraic structures for program calculationBernhard Möller — 1999
Reducing size and complexity of the security-critical code base of file systemsCarsten Weinhold — 2013
An Algebraic Approach to Systolic CircuitsBernhard Möller — 1998
Configurable nD-visualization for complex Building Information ModelsHelga Tauscher — 2017