Design of dynamic synchronous multi-channel data acquisition system for lung sound based on FPGA
Explore this paper's citation graph
- Type
- article
- Published
- 2012-06-06
- Cited by
- 7
- References
- 14
- OpenAlex
- https://openalex.org/W2087608119
- Semantic Scholar
- https://api.semanticscholar.org/CorpusID:15550008
Keywords
Computer science, Data acquisition, FIFO (computing and electronics), Computer hardware, Field-programmable gate array
References
- IEEE Standard hardware Description language : based on the Verilog hardware description language
- Advanced Digital Design with the Verilog HDL
- A novel low jitter PLL clock generator with supply noise insensitive design
- Acoustic thoracic image of crackle sounds using linear and nonlinear processing techniques
- Respiratory acoustic thoracic imaging (RATHI): Assessing deterministic interpolation techniques
- Asymmetry in lung sound intensities detected by respiratory acoustic thoracic imaging (RATHI) and clinical pulmonary auscultation
- A new FIFO design enabling fully-synchronous on-chip data communication network
- Design of a multi-channel high speed FIFO applied to HDLC processor based on PCI bus
Cited by
- The Design of a New FPGA Data Acquisition System
- Data acquisition system for Piezoelectric Cymbal Transducer energy harvesting
- A method of multi-channel pulse acquisition synchronization
- Design constraints and implement of high-speed and multi-channel pulse acquisition synchronization
- A method of temperature drift compensation for pulse synchronization in high-speed signal acquisition
- Multi-channel Data Acquisition and Wireless Communication FPGA-Based System, to Real-Time Remote Monitoring
- Development of Lower Computer for Hydraulically Actuated Quadruped Bionic Robots Based on DSP
Related papers
- Use of VPR in Design of FPGA Architecture
- Flexible general purpose communication primitives for distributed systems
- Design and Implementation of DDA Interpolator Algorithm Based on FPGA
- Synthesizable Standard Cell FPGA Fabrics Targetable by the Verilog-to-Routing CAD Flow
- Application of FPGA in the Data Acquisition System Design
- Study and Design on Teaching Experiment Instrument of CT Data Acquisition System Based on CPLD
- Realization and Optimization of H.264 Intra Prediction Based on FPGA
- FPGA Design for Implementation of Analog Output Board with Eight Voltage Output Channels
- An Asynchronous FIFO RAM-Based Data Acquisition System
- Implementation of USB2.0 Controller CY7C68013 and FPGA's Interface in Verilog HDL