Nanoprocessors: Configurable Hardware Accelerators for Embedded Systems
Explore this paper's citation graph
Summary
This work has identified an I/O controller and a hardware scheduler that can be incorporated into programmable logic and shows that these hardware components improve the system performance significantly at a nominal cost.
- Type
- dissertation
- Published
- 2003-12-05
- Cited by
- 1
- References
- 23
- Access
- Open access
- OpenAlex
- https://openalex.org/W46428485
- Semantic Scholar
- https://api.semanticscholar.org/CorpusID:10133552
Keywords
Computer science, Embedded system, Computer architecture, Computer hardware
References
- Logic synthesis using Synopsys (2nd ed.)
- MicroC/OS-II: The Real Time Kernel
- MiBench: A free, commercially representative embedded benchmark suite
- Real-time kernel in hardware RTU: a step towards deterministic and high-performance real-time systems
- The performance and energy consumption of three embedded real-time operating systems
- The Performance and Energy Consumption of Embedded Real-Time Operating Systems
- The Nano Processor: a low resource reconfigurable processor
- Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment
- Using on-chip configurable logic to reduce embedded system software energy
- Power analysis of embedded operating systems
- Scalable Hardware Priority Queue Architectures for High-Speed Packet Switches
- MediaBench: a tool for evaluating and synthesizing multimedia and communications systems
Cited by
Related papers
- Design of Hardware Accelerators with Configurable Pipeline
- Multicore Signal Processing Platform With Heterogeneous Configurable Hardware Accelerators
- FPGA-BASED Hardware Accelerators
- Operating System Interfaces to Reconfigurable Systems
- Application Design for Configurable Computing
- Self-Reconfigurable Embedded Systems on Low-Cost FPGAs
- Virtual hardware byte code as a design platform for reconfigurable embedded systems