Design of Complex Rapid Single-Flux-Quantum Cells with Application to Logic Synthesis
Explore this paper's citation graph
- Type
- article
- Published
- 2017-06-01
- Cited by
- 20
- References
- 6
- OpenAlex
- https://openalex.org/W2789349722
- Semantic Scholar
- https://api.semanticscholar.org/CorpusID:3883736
Keywords
Rapid single flux quantum, Logic gate, Multiplexer, Logic synthesis, Logic optimization
References
- Automatic Single-Flux-Quantum (SFQ) Logic Synthesis Method for Top-Down Circuit Design
- A single flux quantum standard logic cell library
- Margins and yield in single flux quantum logic
- RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems
- A Josephson integrated circuit simulator (JSIM) for superconductive electronics application
- Why is CMOS scaling coming to an END?
Cited by
- Superconducting Magnetic Field Programmable Gate Array
- SFQmap: A Technology Mapping Tool for Single Flux Quantum Logic Circuits
- A Graph Partitioning Algorithm with Application in Synthesizing Single Flux Quantum Logic Circuits
- PBMap: A Path Balancing Technology Mapping Algorithm for Single Flux Quantum Logic Circuits
- Toward Increasing the Difficulty of Reverse Engineering of RSFQ Circuits
- Challenges and the status of superconducting single flux quantum technology
- Optimizing (HC)^2 LC, A Robust Clock Distribution Network For SFQ Circuits
- An Efficient Pipelined Architecture for Superconducting Single Flux Quantum Logic Circuits Utilizing Dual Clocks
- A Dynamic Programming-Based, Path Balancing Technology Mapping Algorithm Targeting Area Minimization
- Design of an SFQ Full Adder as a Single-Stage Gate
- Design Automation Methodology from RTL to Gate-level Netlist and Schematic for RSFQ Logic Circuits
- Depth-bounded Graph Partitioning Algorithm and Dual Clocking Method for Realization of Superconducting SFQ Circuits
- qMC: A Formal Model Checking Verification Framework For Superconducting Logic
- A survey on superconducting computing technology: circuits, architectures and design tools
- A Majority Logic Synthesis Framework For Single Flux Quantum Circuits
- Depth-optimal Buffer and Splitter Insertion and Optimization in AQFP Circuits
- Formal Verification of Sequential Circuits in Superconducting Single Flux Quantum Technologies
- A Combinational Logic Optimization Method for Large-Scale SFQ Circuits
Related papers
- Logic Synthesis of Sequential Logic Circuits for Adiabatic Quantum-Flux-Parametron Logic
- Analyses on design method for sequential logic circuits
- On the Two Important Issues of Digital Logic Circuit Design
- Synthesis of balanced quaternary reversible logic circuit
- On testing of Josephson logic circuits consisting of RSFQ dual-rail logic gates
- A SYNTHESIS ORIENTED OMNISCIENT MANUAL EDITOR FOR FPGA CIRCUIT DESIGN