Cell processor low-power design methodology

Keywords

Computer science, Very-large-scale integration, Power (physics), Power optimization, Power analysis

References

• The clock distribution of the Power4 microprocessorP.J. Restle, C.A. Carter, J.P. Eckhardt — 2002
• The design and implementation of a first-generation CELL processorD. Pham, S. Asano, M. Bolliger — 2005
• Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation MicroprocessorsPeter W. Cook, Manoj Gupta, Victor Zyuban — 2000
• Unified architecture level energy-efficiency metricVictor Zyuban — 2002
• A clock distribution network for microprocessorsP.J. Restle, T. G. McNamara, Daniel Webber — 2000
• CPAM: a common power analysis methodology for high-performance VLSI designJ.S. Neely, H.H. Chen, S.G. Walker — 2000
• Power modeling for high-level power estimationSidharth Gupta, Farid N. Najm — 2000
• The clock distribution of the Power4 microprocessorP.J. Restle, C.A. Carter, J.P. Eckhardt — 2003

Cited by

• Constraint based methods for allocation and scheduling of periodic applicationsAlessio Bonfietti — 2013
• Power-optimal RTL arithmetic unit soft-macro selection strategy for leakage-sensitive technologiesSimone Medardoni, Davide Bertozzi, Enrico Macii — 2007
• Power signal processing: a new perspective for power analysis and optimizationQuming Zhou, Lin Zhong, Kartik Mohanram — 2007
• Design and implementation of soft-edge flip-flops for x86-64 AMD microprocessor modulesSteve J. Dillen, D. Priore, Aaron K. Horiuchi — 2012
• Low Power and Energy Efficient Asynchronous DesignPeter A. Beerel, Marly Roncken — 2007
• Circuit Design Techniques for a First-Generation Cell Broadband Engine ProcessorJ. Warnock, D. Wendel, T. Aipperspach — 2006
• Performance Evaluation of Multi-core Processors with Varied Interconnect NetworksRam Prasad Mohanty, Ashok Kumar Turuk, Bibhudatta Sahoo — 2013
• Multicore Processors - A NecessityBryan Schauer — 2008
• Key Establishment in Multi-core Parallel SystemsMeikang Qiu, Jing Deng — 2008
• Fusion: Design tradeoffs in coherent cache hierarchies for acceleratorsSnehasish Kumar, Arrvindh Shriraman, Naveen Vedula — 2015
• Analysing the Performance of Multi-core ArchitectureRam Prasad Mohanty, Ashok Kumar Turuk, Bibhudatta Sahoo — 2012
• IEEE MICRO 2005 ANNUAL INDEX, VOL. 25David Addison, D. Hewson, M. McLaren — 2005
• Constraint based methods for allocation and scheduling of periodic applicationsAlessandro Vanelli‐Coralli, Paola Mello — 2013
• Design and implementation of tool-chain framework to support OpenMP single source compilation on cell platformYi Jiang — 2008
• A constraint programming scheduling solver for the MPOpt programming environmentAlessio Bonfietti — 2016
• Chainsaw: Von-neumann accelerators to leverage fused instruction chainsAmirali Sharifian, Snehasish Kumar, Apala Guha — 2016
• Specialized Macro-Instructions for Von-Neumann AcceleratorsAmirali Sharifian — 2016
• Generalized methods for application specific hardware specializationSnehasish Kumar — 2016
• Multi-core Processors - A NecessityVikash Rai, Tapish Chauhan — 2014
• FusionSnehasish Kumar, Arrvindh Shriraman, Naveen Vedula — 2015

Related papers

• A Dynamic Current Mode Logic to Counteract Power Analysis AttacksFrançois Macé, François‐Xavier Standaert, Ilham Hassoune — 2004
• Template Attacks of a Masked S-Box Circuit: A Comparison Between Static and Dynamic Power AnalysesJiming Xu, Howard M. Heys — 2018
• Static power analysis of cryptographic devicesJiming Xu — 2019
• Leakage Power Analysis Attacks: A Novel Class of Attacks to Nanometer Cryptographic CircuitsMassimo Alioto, Luca Giancane, Giuseppe Scotti — 2010
• Implementation of the PRESENT-80 block cipher and analysis of its vulnerability to Side Channel Attacks Exploiting Static PowerDavide Bellizia, Giuseppe Scotti, Alessandro Trifiletti — 2016
• Design of Adiabatic Dynamic Differential Logic for DPA-Resistant Secure Integrated CircuitsMatthew Morrison, N. Ranganathan, Jay Ligatti — 2015
• Low dynamic power integrated circuits design using reliable cell-downsizing methodologyS. C. Seow, Mohd Tafir Mustaffa, E. G. Yeoh — 2011
• Multiple threshold voltage for glitch power reductionMariem Slimani, Philippe Matherat — 2011