Algorithms and methodologies for routability-driven vlsi placement
Explore this paper's citation graph
Summary
A clustering algorithm, called SafeNet, is developed in the context of VLSI placement, in order to improve both scalability and performance of the placer and a flat placement algorithm is proposed to address the routability-driven placement problem.
- Type
- article
- Published
- 2011-01-01
- Cited by
- 1
- References
- 0
- OpenAlex
- https://openalex.org/W1886723318
- Semantic Scholar
- https://api.semanticscholar.org/CorpusID:109763823
Keywords
Very-large-scale integration, Physical design, Computer science, Routing (electronic design automation), Electronic design automation
References
No references recorded for this paper.
Cited by
Related papers
- Routability-driven placement for hierarchical mixed-size circuit designs
- IPplacer: An Efficient 0-1 Integer Programming Based Placement for VLSI Circuits
- Guiding global placement with wire density
- Routability-driven Placement for Mixed-size Designs using Design-hierarchy and Pin Information
- OptiPlace: optimized placement solution for mixed-size designs
- Global Placement for Large-scale Mixed-size Design VLSI Circuits using Plant Model
- An augmented Lagrangian method for VLSI global placement
- Detailed-routability-driven analytical placement for mixed-size designs with technology and region constraints