Logic synthesis and verification algorithms

Keywords

Computer science, High-level verification, Automation, Intelligent verification, Very-large-scale integration

References

No references recorded for this paper.

Cited by

• Design Space Re-Engineering for Power Minimization in Modern Embedded SystemsYuan Lin — 2006
• Automated synthesis and optimization of multilevel logic circuits.Lingli Wang — 2000
• Digital design automationC. Traver — 2003
• Algorithms for Satisfiability in Combinational Circuits Based on Backtrack Search and Recursive LearningJoão Marques‐Silva — 1999
• Binary decision diagrams in theory and practiceRolf Drechsler, Detlef Sieling — 2001
• Efficient Gate and Input Ordering for Circuit-to-BDD ConversionFadi Aloul, Igor L. Markov, Karem A. Sakallah — 2002
• Boolean reasoning for digital circuits in presence of unknown values: application to test automationMichael A. Kochte — 2014
• Implicit Simulation of FNC AlgorithmsDaniel Sawitzki — 2007
• Analyzing Infeasible Constraint SystemsKarem A. Sakallah, Mark H. Liffiton — 2009
• All Around Logic SynthesisMaxim Teslenko — 2008
• A Graph Approach to Two-Level Logic MinimizationKazuya Shinozuka — 2004
• Low Power ASIC Design Using Voltage Scaling at the Logic LevelT. Mahnke — 2003
• ZBDD-Based Backtrack Search SAT SolverFadi Aloul, Maher Mneimneh, Karem A. Sakallah — 2002
• Testability of SPP Three-Level Logic NetworksValentina Ciriani, Anna Bernasconi, Rolf Drechsler — 2003
• Behavioural synthesis of analogue integrated circuitsSimon James Parish — 2010
• A combined gate replacement and input vector control approach for leakage current reductionYuan Lin, Gang Qu — 2005
• A novel application of rough set theory for reliable two ways reduction of load data set of a power systemK. N. Bhanuprakash, Anjanabhargavi Kulkarni, B. R. Lakshmikantha — 2010
• Hardware Project Management - What we Can Learn from the Software Development Process for Hardware Design?Rolf Drechsler, Andreas Breiter — 2007
• BOOM-a heuristic Boolean minimizerJ. Hlavička, Petr Fišer — 2001
• Anytime algorithms for ROBDD symmetry detection and approximationNeil Kettle — 2008

Related papers

• Function Verification Platform Design for Switch ControllerYuyan Wang — 2006
• DMA Function Verification Based on UVM Verification PlatformJie Wang, Shuqin Geng, Xiaohong Peng — 2021
• An Introduction to Universal Verification Methodology for the digital design of Integrated circuits (IC’s): A ReviewN B Harshitha, Praveen Kumar Y G, M Z Kurian — 2021
• Functional Verification of "ShenWei-1" High Performance MicroprocessorYong Huang — 2009
• Speed up the validation process by formal veerification methodRonak M Sarikhada, Prashant K Shah — 2020
• Cell search module verification based on VMMZheng Jian-hong — 2013
• Generic System Verilog Universal Verification Methodology based Reusable Verification Environment for Efficient Verification of Image Signal Processing IPs/SoCsAbhishek Jain — 2012