Hierarchical Temporal Memory Cortical Learning Algorithm for Pattern Recognition on Multi-core Architectures
Explore this paper's citation graph
- Type
- report
- Published
- 2011-01-01
- Cited by
- 14
- References
- 31
- Access
- Open access
- OpenAlex
- https://openalex.org/W111588642
- Semantic Scholar
- https://api.semanticscholar.org/CorpusID:53921785
Keywords
Computer science, Core (optical fiber), Pattern recognition (psychology), Artificial intelligence, Many core
References
- The Allure of Machinic Life: Cybernetics, Artificial Life, and the New AI
- Memory-Prediction Framework for Pattern Recognition: Performance and Suitability of the Bayesian Model of Visual Cortex
- Facets of Systems Science
- Using OpenMP - portable shared memory parallel programming
- Towards a Mathematical Theory of Cortical Micro-circuits
- On Systemness and the Problem Solver: Tutorial Comments
- Learning multiple layers of representation.
- Hierarchical models of object recognition in cortex
- RST: A Connectionist Architecture to Deal with Spatiotemporal Relationships
- How the brain might work: a hierarchical and temporal model for learning and recognition
- On Intelligence
- DeSTIN: A Scalable Deep Learning Architecture with Application to High-Dimensional Robust Pattern Recognition
- Time in Connectionist Models
- Convolutional networks for images, speech, and time series
- The mnist database of handwritten digits
- Robust Character Recognition Using a Hierarchical Bayesian Network
- Using MPI-2 : Advanced Features of the Message Passing Interface ( Scientific and Engineering Computation ) by Ewing L . Lusk
Cited by
- Implementation of Hierarchical Temporal Memory on a Many-core Architecture
- Toward a Universal Cortical Algorithm: Examining Hierarchical Temporal Memory in Light of Frontal Cortical Function
- The biologically inspired Hierarchical Temporal Memory Model for Farsi Handwritten Digit and Letter Recognition
- A Scalable Flash-Based Hardware Architecture for the Hierarchical Temporal Memory Spatial Pooler
- Non-volatile Hierarchical Temporal Memory: Hardware for Spatial Pooling
- Scalable Digital Architecture of Hierarchical Temporal Memory Spatial Pooler
- Biologically-inspired machine intelligence technique for activity classification in smart home environments
- Data semantic enrichment for complex event processing over IoT Data Streams
- Hardware Implementation of Hierarchical Temporal Memory Algorithm
- Performance Comparison of Different HTM-Spatial Pooler Algorithms Based on Information-Theoretic Measures
- Performance comparison of different HTM-spatial pooler algorithms based on information-theoretic measures
- Intelligent Predictions : an empirical study of the Cortical Learning Algorithm
- On Multichannel Neurons , with An Application to Template Search
- Hierarchical Temporal Memory Implementation with Explicit States Extraction
- Fixed Frame Temporal Pooling
Related papers
- Using DataGrid Control to Realize DataBase of Querying in VB6.0
- Face Recognition Based on Gppbtf and LBP with Classifier Fusion
- Gradient feature extraction for classification-based face detection
- Analysis of performance for heterogeneous multi-core processors by Hill-Marty′s deduction
- A method to monitor the core status in multi-core processor system
- New Core Analysis Techniques for Naturally Fractured Reservoirs